In this paper, the empirical data collected through experiments performed using a ferroelectric transistor (FeFET) in the common-gate amplifier circuit is presented. The Fe-FET common-gate amplifier was characterized by varying all parameters in the circuit, such as load resistance, biasing of the transistor, and input voltages. Due to the polarization of the ferroelectric layer, the particular behavior of the FeFET common-gate amplifier presents interesting results. Furthermore, the differences between a FeFET common-gate amplifier and a MOSFET common-gate amplifier are examined.
Introduction
The FeFET performance in analog circuits has not been extensively analyzed, and is shown to have unique effects arising from the ferroelectric layer present between the gate and channel of the transistor. This ferroelectric material, here lead zirconate titanate (PZT), allows the transistor to operate in either of two states, caused by either positive or negative poling voltages along with the previous and current input voltages [1, 2] . Additionally, due to the ferroelectric layer the FeFET is able to operate with no biasing voltage applied to the gate. When the gate voltage is removed, the FeFET possesses a remnant current in the transistor characterized by Fig. 1 , while the active current shown in Fig. 2 is obtained while a gate voltage is present [3] .
From Figs. 1 and 2, the gate voltages that cause saturation in the FeFET polarization are shown to be close to ±6 V.
Test Circuit and Setup
The common-gate amplifier constructed for testing utilized a FeFET supplied by Radiant Technologies. This FeFET was a 4 µm × 400 µm n-channel enhancement mode transistor, and the ferroelectric layer here was composed of PZT. In this circuit, both the gate voltage, Vg, and the power supply, Vdd, are purely DC voltages used to bias the transistor. The input voltage, V in , is a purely AC voltage input at the source of the transistor. The circuit diagram in Fig. 3 details the setup used.
Prior to each test done with the amplifier, the gate was pulsed with ±6 V to ensure that the ferroelectric material was saturated. Throughout the trials, all components of the circuit were varied, including the frequency, amplitude, and waveform shape of the input signal. In each test, measurements taken consisted of the output voltage peaks and the phase shift relative to the input signal. 
Collected Data
The frequency response of the amplifier circuit was characterized for both positive and negative poling voltages by pulsing the gate with a large DC voltage before testing. The output voltage was shown to have a very linear gain when properly biased. The phase shift is measured using the timing of the zero crossings of the AC waveforms. In these measurements a negative phase shift denotes the output leading the input signal.
Given a negative poling voltage, the output voltage is shown to have a maximum gain of 6.68 dB occurring at low frequencies for the V G = −1 V case. The cutoff frequencies experienced here are between 80 and 120 kHz for both the V G = −2 and −1 V curves. However, the V G = 0 V curve gives a considerably larger cutoff frequency of 180 kHz with lessened gain at lower frequencies, as seen in Fig. 4 . The low frequency phase shift shown in Fig. 5 varied greatly depending upon the chosen biasing level, ranging from −13.5 • with V G = −2 V up to 9 • with V G = 0 V. Of particular interest here is the decline in phase shift shown for at 2.3 MHz when V G = −2 V. Also remarkable is the close overlap of the V G = −1 V and −2 V curves for frequencies above 50 kHz, despite a significant difference for low frequencies.
By poling with a positive voltage, the maximum gain experienced dropped slightly to 5.93 dB with V G = 2 V. The V G = 3 and 4 V voltage gain curves were very similar, though the low frequency gain was reduced to almost 4.1 dB. The cutoff frequency found for V G = 2, 3, and 4 V fell between 100 and 130 kHz. Figure 6 shows that, when V G was increased to 5 V the gain dropped to 0 dB, but the cutoff frequency was increased dramatically to 500 kHz, which represented one of the largest bandwidths seen with the common-gate amplifier.
In Fig. 7 , the V G = 2 and 3 V phase shift curves almost exactly overlap for frequencies below 1 MHz. For low frequencies the V G = 2 and 3 V curves take on phase shifts of −11 • . However, at higher frequencies, a drop in the phase shift for V G = 2 V is seen at 2.3 MHz, similar to the high frequency drop seen with negative poling voltages. Both V G = 4 and 5 V curves have low frequency phase shifts of 2.5 • and similar high frequency behavior though shifted slightly due to the different cutoff frequencies obtained in each case.
When the load resistance was varied at 1 kHz, a sharp peak in voltage gain at Rl = 10 k was found. Similarly, a peak in phase shift was found at Rl = 20 k . Figure 8 shows that the positive and negative poling voltages produced strikingly similar results, giving voltage gain curves that almost exactly overlap for loads larger than 20 k . In Fig. 9 , the phase shift curves are very linear for load resistances outside of the 10 k-20 k range, which is seen in other FeFET amplifier circuits. With the input signal set as a triangle wave in Fig. 10 , the great linearity of the commongate amplifier is shown. After applying a positive poling voltage, the output at 1 kHz is a precisely scaled copy of the input signal.
In Fig. 11 , an oscilloscope capture showing the input and output voltages given a negative poling voltage is shown. This figure shows both the linear amplification for a sinusoidal input signal and the small phase shift encountered through the amplifier for lower frequencies.
A sample of collected data using a positive poling voltage is shown in Table 1 . Here the measurements for output voltage peaks and the phase shift, along with the calculated gain, are shown explicitly.
Conclusion
By using a FeFET in the common-gate amplifier circuit, the circuit is able to operate for both negative and zero biasing voltages applied to the gate. Though the voltage gain was similar for both positive and negative poling voltages, the maximum gains of 6.68 and 10.021 dB were obtained while using a negative biasing voltage of V G = −1 and 0 V with V DD = 4 and 6 V, respectively. At very high frequencies of 2.3 MHz, the phase shift decreased in several tests, falling from its peak value to as low as 57.5 • for some biasing voltages. Also, the low frequency phase shift value depended on both the biasing level and polarity of the poling voltage, with positive poling voltages generally being more negative. Though the common-gate amplifier offers exceedingly linear voltage gain, it does not give the dramatically different output waveforms seen from other FeFET amplifiers [1, 2, 4] . However, the many interesting properties of the FeFET allow for very different operation in the common-gate amplifier circuit by using a different poling voltage or biasing the transistor differently, and these effects are not typically seen when using a MOSFET.
